Logic Design/Verification Sr Staff Engineer

Date posted 09/06/2026

Category Engineering**Hire Type EmployeeJob ID 18610Remote Eligible NoDate Posted **09/06/2026

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI\-powered products. We deliver industry\-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R\&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You have spent over a decade building verification environment that catches the bugs that matter, not just hit coverage targets. You can architect a UVM environment from scratch, write the sequences that stress the design.

At Synopsys, you will work on interface IP that powers real silicon, and the verification environment you build will be the reason it works.

What You'll Be Doing

• Collaborate with design teams to define verification requirements and translate specs into test plans that cover functional, edge case, and performance scenarios


• Architect and implement UVM testbench environments, including agents, scoreboards, and reusable verification components for interface IP designs


• Write System Verilog test sequences and constrained random stimulus to stress designs and uncover corner cases before silicon


• Implement System Verilog Assertions for

simulation\-based functional verification and formal verification flows

• Build and analyze functional and code coverage metrics, identify gaps, and drive coverage closure


• Lead and mentor a team of verification engineers, teaching UVM methodology, debugging techniques, and testbench architecture best practices

The Impact You Will Have

• Deliver verified interface IP designs that meet tape out schedules and quality targets, directly enabling customer success in

high\-performance silicon

• Reduce verification cycle time and improve bug detection through

well\-architected testbenches and reusable verification IP

• Establish verification standards and methodologies that scale across multiple projects and teams


• Accelerate team productivity by mentoring engineers on UVM, formal verification, and advanced debugging techniques


• Catch critical design issues early in the development cycle, reducing costly respins and improving time to market


• Build verification environments that become reference

implementations for future projects

What You'll Need

• Bachelor's or master’s degree in computer engineering, Electrical Engineering, or Communication Engineering


• 8\+ years of hands\-on ASIC design verification experience with strong focus on UVM\-based functional verification


• Deep expertise in System Verilog, including advanced testbench architecture, constrained random verification, and

coverage\-driven verification

• Proven experience implementing System Verilog Assertions for functional and formal verification flows


• Strong programming skills in at least two of: C, System Verilog, TCL, Perl, or Python


• Experience with PCI Express and CXL protocols is a strong plus


• Experience in interface IP verification, formal verification tools like Jasper or VC Formal, and AI\-assisted coding tools like Cursor or GitHub Copilot will set you apart

Who You Are

• You can spot a verification gap in a design review that no one else flagged and articulate why it matters in a way that gets it prioritized


• You review code with enough precision that engineers know exactly what to fix and enough respect that they want to do better next time


• You do not wait for perfect information to start building. You work with what you have, ask the right questions, and move forward


• Teaching comes naturally. You can explain UVM factory overrides or coverage bin construction in a way that makes a junior engineer understand it

The Team You'll Be Part Of

Your recruiter will

This listing is from Indeed. View original listing ↗