2027 – Internship or Graduate, FPGA Engineering
<p><strong><span data-contrast="auto">2027 – Internship or Graduate, FPGA Engineering</span></strong><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></p>
<p><strong><span data-contrast="auto">Programmes offered:</span></strong><span data-contrast="auto"> Final-year internship, penultimate-year internship, some permanent opportunities</span><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></p>
<p><strong><span data-contrast="auto">Location:</span></strong><span data-contrast="auto"> London</span></p>
<p><strong><span data-contrast="auto">Programme duration:</span></strong><span data-contrast="auto"> 3–6 months, or full-time graduate, starting in 2027</span><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></p>
<p><strong><span data-contrast="auto">Who qualifies:</span></strong><span data-contrast="auto"> Penultimate or final-year students completing a bachelor’s or master’s degree</span><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></p>
<p><strong><span data-contrast="auto">Qube Research & Technologies (QRT)</span></strong><span data-contrast="auto"> is a global quantitative and systematic investment manager operating across liquid asset classes and markets worldwide. Our approach to investing is scientific: we bring together data, research, technology and trading expertise to develop and run systematic strategies.</span><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></p>
<p><span data-contrast="auto">Technology is central to how QRT works. Over the years, we have built a global research and execution platform spanning geographies, asset classes and trading horizons, from ultra-low-latency systems to large-scale research, analytics and risk infrastructure. We invest heavily in engineering, automation and scalable systems because better technology allows us to test ideas faster, operate more reliably and tackle harder problems.</span><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></p>
<p><span data-contrast="auto"><span data-ccp-parastyle="Body Text">Our internships are designed to give students meaningful experience of that work. </span><span data-ccp-parastyle="Body Text">You’ll</span><span data-ccp-parastyle="Body Text"> join a team, contribute to real </span><span data-ccp-parastyle="Body Text">projects</span><span data-ccp-parastyle="Body Text"> and learn from engineers, </span><span data-ccp-parastyle="Body Text">researchers</span><span data-ccp-parastyle="Body Text"> and traders working on live problems. The environment is technical, </span><span data-ccp-parastyle="Body Text">collaborative</span><span data-ccp-parastyle="Body Text"> and demanding, with plenty of scope to ask questions, test </span><span data-ccp-parastyle="Body Text">ideas</span><span data-ccp-parastyle="Body Text"> and take ownership. </span><span data-ccp-parastyle="Body Text">Strong performance</span><span data-ccp-parastyle="Body Text"> during the internship may lead to consideration for a full-time graduate role.</span></span><span data-ccp-props="{"335551550":6,"335551620":6,"335559738":180,"335559739":180}"> </span></p>
<p><strong><span data-contrast="auto">Your future role at QRT</span></strong><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></p>
<p><span data-contrast="auto">Throughout the recruitment process, we’ll consider your skills and interests alongside the problems our teams are working on, with the aim of finding the strongest fit.</span><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></p>
<p><span data-contrast="auto">QRT’s FPGA team builds ultra-low-latency hardware for our trading systems. By implementing custom logic directly on FPGA devices, the team can process market data and execute orders with tight control over latency, throughput and system behaviour.</span><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></p>
<p><span data-contrast="auto">The work sits at the boundary between hardware and software. We use SystemVerilog, C++ and Python to design, verify and integrate FPGA systems into our wider trading infrastructure. The problems are technically demanding: small design decisions can have measurable consequences, and performance needs to come with reliability.</span><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></p>
<p><span data-contrast="auto">As an intern or graduate in the FPGA team, you will:</span><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></p>
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="20" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="1" data-aria-level="1"><strong><span data-contrast="auto">Build production FPGA systems</span></strong><span data-contrast="auto"> – Contribute to the design, development and optimisation of FPGA-based platforms used in live trading.</span><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></li>
</ul>
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="20" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="2" data-aria-level="1"><strong><span data-contrast="auto">Work across hardware and software</span></strong><span data-contrast="auto"> – Use SystemVerilog, C++ and Python to build, test and refine high-performance, low-latency systems.</span><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></li>
</ul>
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="20" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="3" data-aria-level="1"><strong><span data-contrast="auto">Develop and verify new functionality</span></strong><span data-contrast="auto"> – Implement FPGA features that improve how our systems process market data and execute orders, and build the tests needed to verify them.</span><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></li>
</ul>
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="20" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="4" data-aria-level="1"><strong><span data-contrast="auto">Integrate systems</span></strong><span data-contrast="auto"> – Work with hardware and software engineers to connect FPGA components with QRT’s broader trading infrastructure.</span><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></li>
</ul>
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="20" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="5" data-aria-level="1"><strong><span data-contrast="auto">Analyse performance</span></strong><span data-contrast="auto"> – Debug and profile designs, investigating latency, resource utilisation and other constraints to understand where improvements can be made.</span><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></li>
</ul>
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="20" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="6" data-aria-level="1"><strong><span data-contrast="auto">Work with modern FPGA technology</span></strong><span data-contrast="auto"> – Gain hands-on experience with FPGA hardware, development tools and verification workflows used in low-latency trading.</span><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></li>
</ul>
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="20" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="7" data-aria-level="1"><strong><span data-contrast="auto">Explore new approaches</span></strong><span data-contrast="auto"> – Contribute to research and development aimed at improving the performance and capabilities of our FPGA systems.</span><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></li>
</ul>
<p><strong><span data-contrast="auto">Your present skillset</span></strong><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></p>
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="18" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="1" data-aria-level="1"><strong><span data-contrast="auto">Interest in technology:</span></strong><span data-contrast="auto"> You enjoy understanding how systems work and have explored that interest through software or hardware projects, whether academic, personal or hobby-based. Formal Computer Science training is not essential.</span><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></li>
</ul>
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="18" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="2" data-aria-level="1"><strong><span data-contrast="auto">HDL experience:</span></strong><span data-contrast="auto"> Experience or coursework using an HDL such as SystemVerilog, Verilog or VHDL.</span><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></li>
</ul>
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="18" data-list-defn-props="{"335552541":1,"33555
This listing is from Greenhouse. View original listing ↗